Architectural techniques for improving the power consumption of NoC-based CMPs: a case study of cache and network layer

摘要

The disparity between memory and CPU have been ameliorated by the introduction of Network-on-Chip-based Chip-Multiprocessors (NoC-based CMPS). However, power consumption continues to be an aggressive stumbling block halting the progress of technology. Miniaturized transistors invoke many-core integration at the cost of high power consumption caused by the components in NoC-based CMPs; particularly caches and routers. If NoC-based CMPs are to be standardised as the future of technology design, it is imperative that the power demands of its components are optimized. A lot of research effort has been put into finding techniques that can improve the power efficiency for both cache and router architectures. This work presents a survey of power saving techniques for efficient NoC designs with focus on the cache and router components such as the buffer and crossbar. Nonetheless, the aim of this work is to compile a quick reference guide of power saving techniques for engineers and researchers.